

- 1 -

NON-VOLATILE MEMORY DEVICE AND DATA STORING METHOD

BACKGROUND OF THE INVENTION

The present invention relates to a technology that may be applied to a non-volatile storage device, for example, to a technology that may be applied to a non-volatile semiconductor memory such as a flash memory or a card storage device, such as a multimedia card or a smart media memory card, that contains such a non-volatile semiconductor memory.

Recently, a card storage device, called a memory card containing a non-volatile memory, such as a flash memory, that retains its storage data even after the power has been switched off, is widely used as a data storage medium for portable electronic apparatus such as a digital camera.

Unlike a volatile memory such as a RAM, a non-volatile memory requires a longer write time. To solve this problem, some memory cards that contain a non-volatile memory further contain a buffer memory including of a RAM with a memory amount smaller than that of the non-volatile memory. When storing data, write data transferred from an external host CPU is once transferred to this buffer memory and then sequentially transferred from this buffer memory to the non-volatile memory (for example, JP-A-2-62687 laid-open on March 2, 1990).

However, a conventional memory card that

contains a buffer memory transfers data as follows.
That is, as shown in FIG. 10, a write command is sent
during period T1 and a predetermined amount of write
data is transferred from the host CPU to the buffer
5 memory during period T2. Then, during period T3, one
unit of data that is written at a time is transferred
from the buffer memory to the non-volatile memory. On
the other hand, after sending data DATA3, the host CPU
stops data transfer to the buffer memory and waits
10 until data is written in the non-volatile memory
(period T4). Then, after confirming that data has been
written on the memory card, the next write data is
transferred from the host CPU to the buffer memory
(period T5').

15 The advantage of this method is that, even if
the write operation fails for some reason, the write
data need not be transferred again from the host CPU to
the memory card because the write data is retained in
the buffer memory for period T4 during which the write
20 data is written into the non-volatile memory. However,
the problem with this method is that the overhead is
large and that total write time is long because, for
period T4 during which data is written into the non-
volatile memory, data transfer to the buffer memory is
25 suspended and the host CPU is put in the wait state and
because the write operation of the non-volatile memory
is also put in the wait state for the period during
which the next data is transferred from the host CPU to

the buffer memory.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a technology that reduces the write-data transfer overhead of a card storage device containing a non-volatile memory and a buffer memory to reduce the data write time.

The above-described objects and other objects, as well as the new features, of the present invention will be made more apparent by the detailed description and the accompanying drawings of this specification.

According to one aspect of the present invention, in a card storage device containing a non-volatile memory and a buffer memory, the buffer memory includes of a plurality of banks. Data is transferred sequentially from a host CPU to the banks of the buffer memory and data is transferred to the non-volatile memory from a bank that becomes full. The write operation is started when one unit of data to be written into the non-volatile memory at a time has been transferred and, without waiting for the data to be written, the next write data is transferred from the host CPU to a bank from which write data has been transferred.

According to the above aspect, data is transferred from the host CPU to the buffer memory

concurrently with the data transfer from the buffer memory to the non-volatile memory. This method reduces the write data transfer overhead and greatly reduces the time required for writing data.

5 According to another aspect of the present invention, the card storage device further comprises a status register or a status flag indicating a completion/incompletion of the data transfer from the buffer memory to the non-volatile memory, wherein the
10 status of the status register or the status flag are controlled by the controller. This configuration allows the host CPU to reference the status register or the status flag and to determine easily whether the next data may be transferred from the host CPU to the
15 buffer memory.

 According to another aspect of the present invention, the card storage device further comprises a first register containing information on a bank into which data is being entered from the external unit; and
20 a second register containing information on a bank from which data is being transferred from the buffer memory to the non-volatile memory, wherein the controller judges the completion/incompletion of the data transfer to or from each bank, based on the bank information in
25 the first register and the second register, to control the status register or the status flag. Alternatively, the card storage device further comprises a flag, for each bank, indicating whether or not the corresponding

bank has data to be transferred to the non-volatile memory, wherein the controller judges the completion/incompletion of the data transfer to or from each bank, based on the flag status, to control the
5 status register or the status flag. This configuration makes it easy to concurrently control the transfer of data from the buffer memory to the non-volatile memory and the transfer of data from the host CPU to the buffer memory.

10 Other objects, features and advantages of the invention will become apparent from the following description of the embodiments of the invention taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

15 FIG. 1 is a block diagram showing an embodiment of a memory card containing a non-volatile memory to which the present invention is applied.

FIG. 2 is a timing diagram showing a first embodiment of write processing that is performed when
20 the present invention is applied to the memory card in FIG. 1.

FIG. 3 is a timing diagram showing a second embodiment of write processing on the memory card to which the present invention is applied.

25 FIG. 4 is a block diagram showing an example of the configuration of hardware that implements the second embodiment of write processing on the memory

card to which the present invention is applied.

FIG. 5 is a flowchart showing a control procedure used in the second embodiment of write processing on the memory card to which the present invention is applied.

FIG. 6 is a timing diagram showing a third embodiment of write processing on the memory card to which the present invention is applied.

FIG. 7 is a timing diagram showing a fourth embodiment of write processing on the memory card to which the present invention is applied.

FIG. 8 is a block diagram showing an example of the configuration of hardware that implements the fifth embodiment of write processing on the memory card to which the present invention is applied.

FIG. 9 is a flowchart showing a control procedure used in the fifth embodiment of write processing on the memory card to which the present invention is applied.

FIG. 10 is a timing diagram showing the timing of write processing on a conventional memory card.

FIG. 11 is a block diagram showing an operation performed when a write error occurs on a memory card using a flash memory that has a data latch holding write data.

DETAILED DESCRIPTION OF THE EMBODIMENTS

Some preferred embodiments of the present invention will be described below with reference to the drawings.

5 FIG. 1 shows an embodiment of a memory card containing a non-volatile memory according to the present invention.

Although not limited to this configuration, a memory card 100 in this embodiment comprises a flash
10 memory (FLASH) 110 from which a predetermined amount of data may be electrically erased at a time, a microprocessor (CPU) 120 that controls the whole internal operations of the card, such as data transfer, based on externally supplied commands, an interface
15 circuit 130 that transfers signals to and from external devices, a buffer memory 140, including of a RAM and so on, that stores write data sent from external devices and read data sent from the flash memory 110, an error-correction-code generation & error correction circuit
20 150 that generates an error correction code for write data and that checks and corrects read data based on the error correction code, and a flash controller 160 that controls writing data to and reading data from the flash memory 110 in response to an instruction from the
25 CPU 120.

The components of the memory card, such as the memory 110, CPU 120, and flash controller 160, each including of a semiconductor integrated circuit. Those

semiconductor integrated circuits, which are mounted on a printed circuit board, are molded with resin to form the memory card 100.

Also provided on the memory card 100 in this
5 embodiment are external terminals 171-175 that are electrically connected to the circuit of an external electronic device when the memory card is inserted into the card slot of the external electronic device. The external terminals 171 and 172 are the power terminal
10 and the ground terminal that are connected to the power potential Vcc and the ground potential GND, respectively. The external terminal 173 receives a clock signal CK used to time the operation. The external terminal 174 is a terminal through which a command or an address
15 sent from an external host CPU to the card is input and through which the contents of the status register are output from the card to the host CPU. The external terminal 175 is a terminal through which write data sent from the external host CPU to the card is input
20 and through which read data read from the card is output to the host CPU.

Signals are input and output from the external terminals 174 and 175 via the interface circuit 130. The buffer memory 140 comprises a
25 plurality of banks. The bank specification signal and the read/write indication signal are supplied from the microprocessor 120 to the buffer memory 140. The bank status indication signal is supplied from the buffer

memory 140 to the microprocessor 120. Write data transferred from the external host CPU is stored sequentially in the specified bank in the buffer memory 140 and, via the error-correction-code generation & error correction circuit 150, supplied to the flash memory 110. The microprocessor 120 converts a logical address entered from the external terminal 174 to a physical address and supplies the converted address to the flash memory 110 via the flash controller 160.

10 The synchronization clock SC is supplied from the microprocessor 120 to the error-correction-code generation & error correction circuit 150, and the signal indicating whether or not an error has been successfully corrected is supplied from the error-
15 correction-code generation & error correction circuit 150 to the microprocessor 120. The interface circuit 130 includes a status register SR1 that contains an indicator indicating the status of the card, for example, whether or not write data has been transferred
20 from the buffer memory 140 to the flash memory 110.

 The status of the card is set in the status register SR1 by a signal from the microprocessor 120. The status bits of the status register SR1 include, for example, an error bit indicating that a write error has
25 occurred, a ready/busy bit indicating that the card may be accessed, and an overflow bit indicating that the buffer memory 140 is full. In this embodiment, the contents of the status register SR1 may be read by a

register read command, sent from the external host CPU,
via the external terminal 174 via which the command is
also input. The memory card may also be configured
such that the status of the flash memory 110 is written
5 directly into the status register SR1 by a signal sent
from the flash controller 160.

The flash memory 110 comprises a memory array
that is a matrix of non-volatile memory cells including
of insulated-gate field effect transistors each with a
10 floating gate, a word decoder that decodes an
externally supplied address signal and activates the
corresponding word line in the memory array to set it
to the selection level, a data latch connected to the
bit lines within the memory array to hold read/write
15 data, and a boosting circuit that generates a high
voltage required for writing and erasure.

In the flash memory in this embodiment, the
data latch should be large enough to store data of one
sector, that is, data of all memory cells connected to
20 one word line. In addition, the flash memory 110
contains a status register SR2 that indicates whether
data has been written normally or an error has
occurred.

A flash memory, with a two-layer gate
25 structure, stores data by taking advantage of a
difference between the threshold voltage levels of the
charge stored in the floating gate layer. In this
embodiment, injecting electrons into the floating gate

layer to increase the threshold voltage is called a write, and the reverse operation is called an erasure.

The flash memory used in the memory card in this embodiment is built such that it performs
5 operation based on commands and control signals.
Commands that may be issued to the flash memory include a read command, a write command, and an erase command. Control signals that are sent to the flash memory 110 include a chip select signal CE, a write control signal
10 WE indicating whether the operation is a read operation or a write operation, an output control signal OE that indicates a time at which data is output, a system clock SC, and a command enable signal CDE that indicates which input has been received, command or
15 address. Those commands and control signals are given by the flash controller 160.

The flash controller 160 has a control register. The microprocessor 120 sets up this control register to cause the flash controller 160 to control
20 the operations, such as a write, read, and erase, to be performed for the flash memory 110. Signals supplied from the microprocessor 120 to the flash controller 160 include a control signal indicating which operation, read or write, is to be performed, an address signal
25 specifying the control register and so on, and a data signal indicating data to be stored in the control register.

The configuration of a memory card on which a

flash memory is mounted is not limited to that shown in FIG. 1. The memory card may use a flash memory that contains the error-correction-code generation & error correction circuit or may use a chip that combines the error-correction-code generation & error correction circuit with the controller. In addition, the flash memory 110 may be either a binary flash memory in which one-bit data is stored in one memory cell or a multi-valued flash memory in which multiple-bit data is stored in one memory cell by controlling the threshold voltage.

Furthermore, rather than mounting only one flash memory, multiple flash memories may be mounted. In that case, ECC circuits may be provided, one for each chip, or one ECC circuit may be shared among multiple flash memories. Although the memory card in this embodiment has two controllers, that is, microprocessor 120 and flash controller 160, the memory card may have only one of them.

A first embodiment of the write data transfer method that is used when the present invention is applied to the memory card with the configuration described above will be described with reference to the timing diagram in FIG. 2. In the description below, the buffer memory 140 is assumed to include four banks, BNK0-BNK3, each with the capacity of 512 bytes.

In the first embodiment, when data is written in the memory card, a data transfer command and a write

address are first sent from an external host CPU to the external terminal 174 of the memory card (period T1).

Then, write data is transferred from the host CPU to the external terminal 175 of the memory card. The

5 transferred data is stored sequentially into banks BNK0-BNK3 of the buffer memory 140 via the interface 130 (period T2). The transmission of the command and the address and the transfer of write data described above are performed serially.

10 Concurrently with the transfer of write data to the buffer memory 140 described above, write data is transferred from each bank to the flash memory 110 when each of banks BNK0, BNK1, BNK2, and BNK3 is filled with transfer data DATA0, DATA1, DATA2, and DATA3 each in
15 512 bytes (period T3). For example, when bank 0 is filled with transfer data DATA0, the transfer of the next data, DATA1, from the host CPU to bank BNK1 starts and, concurrently with this transfer, data is transferred from bank BNK0 to the flash memory 110.

20 Data is transferred from each bank to the flash memory 110 in parallel, for example, eight bits at a time. Therefore, for 512-byte data stored in one bank, the transfer of the data from the buffer memory 140 to the flash memory 110 is faster than the transfer
25 of the data from the host CPU to the buffer memory 140. In addition, when transferred from the buffer memory 140 to the flash memory 110, write data goes through the error-correction-code generation & error correction

circuit 150 to have an error correction code attached, one for each 512 bytes, before being supplied to the flash memory 110. When data has been transferred from banks BNK0-BNK3 to the flash memory 110, one sector of
5 data is written into the flash memory 110 (period T4).

On the other hand, when all write data has been transferred from the buffer memory 140 to the flash memory 110 in this embodiment, the data in the buffer memory 140 is treated as unnecessary data.
10 Then, data DATA4-DATA7 to be written into the next sector is transferred to the buffer memory 140 (period T5).

When all write data has been transferred from the buffer memory 140 to the flash memory 110, the bit
15 indicating the end of data transfer is set in the status register SR1 in the interface circuit 130. The external host CPU sends a read command of the status register SR1 to find that data has been transferred from the buffer memory. The contents of the status
20 register SR1 are sent to the host CPU via the external terminal 174, via which the command was input, in the time-division manner.

According to the data transfer method in this embodiment, the transfer of data, which is to be
25 written into the next sector, from the external host CPU to the memory card may be started without having to wait until data is written into the flash memory 110. This reduces the overhead time involved in write data

transfer and reduces the total write time.

A second embodiment of the write data transfer method for use on the memory card according to the present invention will be described with reference
5 to the timing diagram in FIG. 3.

In the transfer method in the second embodiment, after one sector of data has been transferred to all banks of the buffer memory 140, data to be written into the next sector is immediately
10 transferred without reading status register SR1 to check, as in the first embodiment, if the transfer of data to the flash memory is ended. However, in this case, if the time required to transfer data from the host CPU to the buffer memory 140 is shorter than the
15 time required to write data into the flash memory 110, the time to start the transfer of write data from the host CPU to the buffer memory 140 sometimes arrives before data already stored in the buffer memory 140 is transferred to the flash memory 110 as indicated by
20 code t1 in FIG. 3.

Therefore, when using the transfer method in this embodiment, it is necessary to prevent a data transfer outstrip condition such as the one described above. One example of a data transfer outstrip
25 prevention method will be described with reference to FIGS. 4 and 5.

FIG. 4 shows hardware required for preventing a data transfer outstrip condition. The interface

circuit 130 contains register REG1 in which the number of the bank of the buffer memory 140 whose data is being transferred by a host CPU 200 is stored. The flash controller 160 contains register REG2 in which
5 the number of the bank whose data is being transferred from the buffer memory 140 to the flash memory 110 is stored. In addition, a buffer error detection circuit 180 including a comparator comparing the bank numbers of the two registers, REG1 and REG2, is provided.
10 Registers REG1 and REG2 are managed by the interface circuit 130 and the flash controller 160, respectively.

In this embodiment, the buffer error detection circuit 180 outputs a detection signal to the microprocessor 120 when the bank numbers stored in the
15 two registers match. Upon detecting that the transfer of data from the host CPU 200 is made to the bank in use, the microprocessor 120, for example, sets the data transfer error bit in status register SR1 in the interface circuit 130 to inform the host CPU 200 of a
20 data transfer error. The data transfer error bit may also indicate an error other than the data transfer outstrip error (buffer error), or another bit indicating only the buffer error may be provided to distinguish between the buffer error and other data
25 transfer errors.

The host CPU 200 may read the contents of status register SR1 by issuing the read command, as described above, to check if a data transfer error has

occurred. Therefore, if a data transfer error occurred, it is necessary to send the write command and transfer write data to start from the beginning.

In general, the time required to write data
5 into the flash memory depends on a sector into which data is to be written or on data that is written. Sometimes, the write time is extremely long. Therefore, even if the host CPU tries to transfer data according to the average flash-memory write time, a
10 buffer error may occur as described above. In this embodiment, information about a data transfer strip may be sent to the host CPU. As a result, this method prevents the host CPU from transferring the next data into a bank before the data in that bank is transferred
15 to the flash memory.

On the memory card in the embodiment in FIG. 4, the buffer error detection circuit 180 is provided to allow the hardware to detect a data transfer outstrip condition. This may also be achieved by the
20 software in the microprocessor 120. FIG. 5 shows an example of the control procedure.

In response to a write command from the host CPU, the microprocessor 120 reads bank numbers from registers REG1 and REG2 and compares them to check if a
25 buffer error has occurred (steps S1-S3). If no error buffer has occurred, write data transferred from the host CPU is stored in the bank of the buffer memory corresponding to the bank number indicated by register

REG1 (step S4).

When the bank becomes full, the microprocessor 120 issues a write instruction, which writes data into the flash memory 110, to the flash controller 160 and transfers data from the buffer memory 140 to the flash memory 110 (steps S5 and S6). After that, the microprocessor 120 issues a flash-memory write start instruction to the flash controller 160 and then passes control back to step S3 (step S7). On the other hand, if it is found in step S3 that a buffer error has occurred, the microprocessor 120 passes control to step S8 and performs error processing; for example, it sets the data transfer error bit in the status register SR1 in the interface circuit 130.

This embodiment may be configured, for example, to provide a register, in which information indicating the bank number or transfer data where a buffer error occurred is stored, in the interface circuit 130 to inform the host CPU of the condition. When a buffer error occurs during the data transfer from the host CPU to the memory card, this configuration allows the data transfer to be restarted from the data where an error occurred.

In FIG. 4, register REG1 containing the number of the bank of the buffer memory 140 being used by the host CPU 200 for data transfer is provided in the interface circuit 130, and register REG2 containing the number of the bank to which data is being

transferred from the buffer memory 140 to the flash memory 110 is provided in the flash controller 160. The location of those registers is not limited to the configuration described above. Those registers may be
5 provided either as independent circuits or in a part of the microprocessor 120 or the buffer memory 140.

Alternatively, instead of providing registers REG1 and REG2, two flags may be provided for each bank, one indicating that data is being transferred between
10 the host CPU and the buffer memory and the other indicating that data is being transferred between the buffer memory and the flash memory, to detect a buffer error based on the state of those flags. In addition, a register containing the number of a bank that causes
15 a buffer error may be provided in the interface circuit 130 so that the external host CPU may read it.

A third embodiment of the write data transfer method for use on the memory card according to the present invention will be described with reference to
20 the timing diagram in FIG. 6.

The transfer method in the third embodiment is similar to that in the second embodiment. That is, after data DATA0-DATA3 has been transferred to all banks BNK0-BNK43 of the buffer memory 140, data, DATA4-
25 DATA7, to be written into the next sector is immediately transferred without checking if data has been transferred from the buffer memory 140 to the flash memory 110. The difference from the transfer

method in the second embodiment is that a buffer error occurs when an attempt is made to transfer the next data if all banks contain data not yet transferred as shown in the buffer memory status diagram at the bottom of FIG. 6 (timing t2). In the buffer memory status diagram at the bottom of FIG. 6, a shaded bank indicates that data from the host CPU is stored but the data is not yet transferred to the flash memory.

FIG. 7 shows hardware required when the transfer method in the third embodiment is applied. In this embodiment, flags FLG0-FLG3, each corresponding to banks BNK0-BNK3 in the buffer memory 140, are provided. Each flag is set to "1" when the host CPU 200 stores data in the corresponding bank, and is cleared to "0" when the stored data is transferred to the flash memory 110. Therefore, regardless of whether data is actually stored in the bank, the bank is free if the flag is "0" and is able to receive the next write data.

In this embodiment, the method described below is used although the present invention is not limited to this method. That is, the flag of a bank into which the interface circuit 130 is going to store data during the transfer of data from the host CPU 200 to the buffer memory 140 is set to "1" and the flag is cleared to "0" when the microprocessor 120 has transferred one bank of data from the buffer memory 140 to the flash memory 110.

The control procedure of the microprocessor

120 used for data transfer in this embodiment is almost the same as the flowchart shown in FIG. 5. The only difference is that, in step S2, flags FLG0-FLG3 in the buffer memory 140 are read instead of reading a bank number from the register and that, in step S3, it is
5 determined that a buffer error has occurred, not when the bank numbers match, but when flags FLG0-FLG3 all contain "1".

Instead of providing the flags, it is also
10 possible to provide a register, which contains the number of a bank to which data has been transferred from the host CPU, may be provided. When data has been transferred from the bank to the flash memory, the bank number is deleted from the register. Based on the
15 contents of this register, a check is made to see if a buffer error has occurred.

Next, a fourth embodiment of the write data transfer method for use on the memory card according to the present invention will be described with reference
20 to the block diagram in FIG. 8 and the flowchart in FIG. 9.

The method in this embodiment prevents a flash memory write failure or a flash memory overflow from being generated because of an address error when
25 data is written into the flash memory 110 using a write command and write data sent from the host CPU. That is, as described in the embodiments described above, when the write address attached to the write command

sent from the host CPU is out of the allowable address range of the flash memory 110 or, for example, when more than one sector of write data is sent from the host CPU following the write address specifying the last sector in the flash memory, a flash memory overflow occurs and data cannot be written. The object of this embodiment is to prevent this error.

To achieve the above object, the memory card in this embodiment has an address setting register ADR and an address error detection circuit 190 as shown in FIG. 8. The address setting register ADR is provided in the interface circuit 130 to contain the address range of the flash memory. The address error detection circuit 190 compares a physical address generated by the microprocessor 120 by converting a logical address supplied from the host CPU or an address updated by the microprocessor 120 according to the transfer data amount with the address stored in the address setting register ADR.

The address setting register ADR described above may be provided, not in the interface circuit 130, but as an independent circuit or in the flash controller 160 or microprocessor 120. Although, in FIG. 8, the memory card in this embodiment is combined with the memory card in the embodiment in FIG. 4, that is, the memory card has REG1 and REG2 containing the numbers of the banks from or to which data is being transferred and the buffer error detection circuit 180

are provided, this embodiment may be independent of the embodiment in FIG. 4. That is, registers REG1 and REG2 and the buffer error detection circuit 180 shown in FIG. 8 may be omitted.

5 The data transfer control procedure for use with a memory card using the data transfer method in this embodiment will be described with reference to the flowchart in FIG. 9. This control procedure is the same as that shown in FIG. 5. The only difference is
10 that step 9, in which a check is made for an address error, is inserted between step S4 and step S5 in FIG. 5 and that, if an address error is generated, control is passed to error processing S8 in which a predetermined error bit in status register SR1 in the interface
15 circuit 130 is set.

 The address error check in step S9 in FIG. 9 may be made based on the signal from the address error detection circuit 190. It is also possible for the microprocessor 120 to make the address error check on a
20 software basis, based on the address that is set in the address setting register ADR, with no address error detection circuit 190 provided.

 Next, the operation will be described that is performed when a write error occurs during the write
25 operation in the flash memory 110 on the memory card in the embodiment shown in FIG. 11. After data is transferred from the buffer memory 140 to the flash memory 110, the next write data is transferred to, and

stored in, the buffer memory 140. However, after the next write error is transferred, if a write error occurs in the flash memory 110, it is likely that the write data, for which the write error occurred, has
5 already been deleted from the buffer memory 140.

In this case, the write data which is stored in the data latch DL in the flash memory 110 and for which the write error occurred is read into an area other than bank 0 - bank 3 of the buffer memory 140,
10 substitute processing is performed by specifying an alternate address in the flash memory 110 other than the address where the error occurred, and then the write error which has been read into the buffer memory 140 and for which the write error occurred is stored
15 again at the alternate address. After data is stored in the alternate address, the next write data stored in bank 0 - bank 3 of the buffer memory 140 is stored. This method eliminates the need for transferring again the write data that was transferred from the host CPU
20 200.

Although the present invention made by the inventors has been described in the embodiments, it is to be understood that the present invention is not limited to the embodiments described above but may be
25 changed in various ways without departing from the spirit of the present invention. For example, although the buffer memory 140 in the above embodiments includes four banks, the number of banks is not limited to four

but any number of buffers may be used. In addition, although the buffer memory 140 may include one semiconductor memory, it may also include a plurality of semiconductor memories. In this case, one
5 semiconductor memory may be made correspond to one bank. In addition, the buffer memory 140 larger than one sector of flash memory 110 may be used, to allow a non-bank area to be used as the work area of the microprocessor 120.

10 In the above description, the invention made by the inventors is described primarily for flash memory and a memory card containing a flash memory that is in the background field of the invention. However, the present invention is not limited to the memory card
15 described above. The present invention may be applied also to EEPROM chips, other non-volatile memories, memory cards containing such memories, and a memory module including a board on which a plurality of non-volatile memory chips are mounted.

20 That is, in a card storage device containing a non-volatile memory and a buffer memory according to the described embodiments, the buffer memory includes a plurality of banks. Data is transferred sequentially from a host CPU to the banks of the buffer memory, data
25 is transferred to the non-volatile memory from a bank that becomes full, the write operation is started when one unit of data to be written into the non-volatile memory at a time has been transferred and, without

waiting for the data to be written, the next write data
is transferred from the host CPU to a bank from which
write data has been transferred. This method reduces
the write data transfer overhead and reduces the time
5 required for writing data.

It should be further understood by those
skilled in the art that the foregoing description has
been made on embodiments of the invention and that
various changes and modifications may be made in the
10 invention without departing from the spirit of the
invention and the scope of the appended claims.